A functional failure detection method for semiconductor design safety verification
As the function of SoC becomes more and more powerful, its design complexity is also increasing, the overall circuit complexity will inevitably increase safety risks. Therefore, for the verification work of SoC, functional safety verification has been receiving greater attention. Efficient and compl...
Saved in:
Main Author: | Hai, Zhuoran |
---|---|
Other Authors: | Meng-Hiot Lim |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/166551 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
APB bus SPI system level verification based on universal verification methodology
by: Lyu, Lingkun
Published: (2023) -
Module level verification for low Power SoC based on universal verification methodology
by: Zhang, Zijing
Published: (2018) -
Semiconductor intellectual property (IP) optimization for design for manufacturability
by: Lua, Boon Hong
Published: (2019) -
Assertion based formal verification using Jaspergold
by: Tangirala Raghavsimha
Published: (2019) -
Performance verification of audio converter integrated circuits
by: Shankar, Nat Udaya.
Published: (2008)