A reconfigurable in-memory-computation architecture with in-situ update and shift capability
This work proposes a storage element (SE) design for in-memory computing (IMC). Using the proposed SE design, an IMC array has been constructed to enable in-situ updates of stored weights. Compared with some existing related works which employ 2n bit cells for storing an n-bit value, the proposed st...
Saved in:
Main Authors: | Liu, Yihe, Wang, Junjie, Liu, Shuang, Zhang, Xiaoyang, Sun, Mingyuan, Chen, Tupei, Liu, Yang |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/179853 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Efficient and reconfigurable reservoir computing to realize alphabet pronunciation recognition based on processing-in-memory
by: Liu, Shuang, et al.
Published: (2021) -
RIM: Reconfigurable Instruction Memory Hierarchy for Embedded Systems
by: GE ZHIGUO
Published: (2010) -
A development of burn-in self test capability for Intel flash memory devices
by: Lim, Felix Chan
Published: (1994) -
A DVS-based pipelined reconfigurable instruction memory
by: Zhiguo, G., et al.
Published: (2013) -
A digital bit-reconfigurable versatile compute-in-memory macro for machine learning acceleration
by: Zhang, Xin, et al.
Published: (2023)