Integrated circuit design with pass networks
Cells implemented in nMOS and CMOS technologies based on a formal procedure for pass logic design is presented in this report.
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Research Report |
| Published: |
2008
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/2966 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |