Low power low voltage adder cells for digital multiplier
As battery operated devices prevail, power consumption in digital signal processor has emerged as an increasingly critical design constraint in addition to the pursuit of timing closure and area efficiency. Addition and multiplication, being the fundamental arithmetic operations in digital signal pr...
Saved in:
Main Author: | Zhang, Mingyan |
---|---|
Other Authors: | Chang, Chip Hong |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3990 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design of low-power and low-voltage VLSI multipliers
by: Ong, Geok Ling.
Published: (2008) -
Design of the low-voltage CMOS analog multiplier
by: Sun, Guoliang.
Published: (2008) -
Data-driven dynamic logic for low power adders and multipliers
by: Mahendiran Navasakthi
Published: (2018) -
Design of a low-voltage CMOS analogue multiplier
by: Leow, Hee Boon.
Published: (2008) -
Design of the low-voltage CMOS analog multiplier
by: Guo, Lizao.
Published: (2012)