Low-voltage, low-power CMOS arithmetic circuits for energy efficient VLSI applications
We present in this thesis several algorithms and designs, and their IC implementation of low-voltage, low-power CMOS arithmetic circuits for energy efficient VLSI applications. The design methodologies span from circuit level, architecture level to algorithm level.
Saved in:
主要作者: | Gu, Jiangmin |
---|---|
其他作者: | Chang Chip Hong |
格式: | Theses and Dissertations |
出版: |
2008
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/4315 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
CMOS low power circuits for approximate computer arithmetic
由: Zhang, Han
出版: (2013) -
Design of low-power and low-voltage VLSI multipliers
由: Ong, Geok Ling.
出版: (2008) -
Low power and high performance arithmetic circuit
由: Hua, Ziyun.
出版: (2009) -
New BiCMOS device structures and circuits for low-voltage low-power applications
由: Yeo, Kiat Seng
出版: (2009) -
Basic logic circuits and arithmetic subsystems for low-power applications
由: Law, Chong Fatt.
出版: (2008)