Implementation of floating point adder and multiplier based on residue number system
Floating point processor is part of computer system specially designed to execute floating point operations. Typical arithmetic operations are addition, subtraction, multiplication and division. Today, it can be seen that most of the floating point processors are implemented using the weighted numbe...
Saved in:
Main Author: | Lim, Hue Hsean. |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Final Year Project |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/49592 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low power low voltage adder cells for digital multiplier
by: Zhang, Mingyan
Published: (2008) -
Modulo adders, multipliers and shared-moduli architectures for moduli of type
by: Shibu, Menon
Published: (2008) -
Adder and multiplier design for computing-in-memory architecture based on ReRAM
by: Zheng, Buyun
Published: (2023) -
ASIC implementation of a high speed data scaler for residue number system
by: Chay, Chien Hong.
Published: (2012) -
New algorithms for hardware-efficient implementation of sign detection and magnitude comparison in residue number systems
by: Sachin Kumar
Published: (2017)