Watermark insertion and detection through embedded test machine for VLSI IP protection
IP watermarking is an efficient and economical approach to IP protection. In this project, a rather simple testability-driven partitioning method for large gate-level circuits is used for watermarking. The algorithm decomposes a single machine into an interconnection of component machines, each havi...
Saved in:
Main Author: | Che, Xuerong. |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Final Year Project |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/50141 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Constraint-based watermarking techniques for VLSI IP protection
by: Cui, Aijiao
Published: (2011) -
Internal microprobing at VLSI chips
by: Liu, Po Ching., et al.
Published: (2008) -
VLSI implementation of a neuron
by: Yan, Yan
Published: (2011) -
Development of an image recognition algorithm for VLSI circuits
by: Dong, Liang
Published: (2012) -
Design of circuit extractor for VLSI IC design
by: Soe May Thu Lwin.
Published: (2011)