CMOS differential logic circuits for low power design
Research will be done on low power consumption circuit of CMOS differential logic. Ever since 1980s, researcher has been looking for alternative circuit design to lower the power consumption of a circuit, with components such as transistor or capacitor getting smaller each year, you can implement mi...
Saved in:
Main Author: | Wee, Eng Wei. |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Final Year Project |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/54603 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of low power CMOS adiabatic logic circuits
by: Liu, Fang.
Published: (2008) -
CMOS differential logic circuits for low power and high-speed applications
by: They, Kian Seng
Published: (2008) -
Low power CMOS circuit design using adiabatic logic
by: Parthasarathy Srinivasa Raghavan.
Published: (2008) -
Performance analysis and comparison of low power dynamic and differential CMOS logic adder circuits
by: Prasanna Dhayalan
Published: (2015) -
Low power CMOS adiabatic logic design
by: Peng, Yuhang
Published: (2019)