16-bit low power multiplier design
Binary multipliers have been commonly used in many arithmetic circuits such that these multipliers are also mainly made up of half and full adders. Adders in the multiplier help to sum up the partial products and the carry bits in different levels depending on the bit size of the multiplier. In orde...
Saved in:
Main Author: | Liew Tien Hong |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/68837 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low power 16-bit multiplier design
by: Heng, Zeng An
Published: (2015) -
Design a 16-bit Low power multiplier
by: Gu, Bin
Published: (2018) -
16-bit low power CMOS multiplier IC design
by: Hu, Hang
Published: (2020) -
16-bit low-power CMOS multiplier IC design
by: Wang, Jun
Published: (2022) -
16-bit low-power CMOS multiplier IC design
by: Zhang, Jingyao
Published: (2021)