Automating the creation of UVM register model and C header files from register specification
Complex hardware IP or SoC can have more than or near to 10,000 of configuration and status registers. An accurate memory map description is needed by design, verification and firmware teams. Thus the huge and never stopping growth of these registers makes the normal way of updating of these registe...
Saved in:
Main Author: | Kaushik Kumar Naidu |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76065 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
UVM based constrained random automated register verification of interface IP subsystem
by: Shanmuga Sundaram Santhosh Raju
Published: (2018) -
UVM testbench development for Quad-SPI controller
by: Yu, Zehui
Published: (2022) -
The design of a successive approximation register (SAR) ADC for BMS
by: Huang, Junwei
Published: (2023) -
The successive approximation register (SAR) analog to digital converter (ADC)
by: Yap, Xuan Yu
Published: (2019) -
Hybrid Selective X-masking and X-canceling Multiple Input Signature Register for Test Data Compression Techniques
by: Xu Shubing
Published: (2016)