An EScheduler-based data dependence analysis and task scheduling for parallel circuit simulation
The sparse matrix solver has become the bottleneck in a Simulation Program with Integrated Circuit Emphasis circuit simulator. It is difficult to parallelize the sparse matrix solver because of the high data dependence during the numerical LU factorization. In this brief, a para...
Saved in:
Main Authors: | Chen, Xiaoming, Yu, Hao, Yang, Huazhong, Wu, Wei, Wang, Yu |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/79643 http://hdl.handle.net/10220/8748 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Exploiting parallelism by data dependency elimination : a case study of circuit simulation algorithms
by: Wu, Wei, et al.
Published: (2013) -
Task allocation and scheduling system
by: Thai, Wei Cheng
Published: (2023) -
SPICE simulator for hybrid CMOS memristor circuit and system
by: Wang, Yuhao, et al.
Published: (2013) -
Parallelizing Sparse Matrix Solve for SPICE Circuit Simulation using FPGAs
by: Kapre, Nachiket, et al.
Published: (2015) -
Fast simulation of hybrid CMOS and STT-MTJ circuits with identified internal state variables
by: Shang, Yang, et al.
Published: (2013)