A high speed open source controller for FPGA Partial Reconfiguration
Partial Reconfiguration (PR) is an advanced technique, which improves the flexibility of FPGAs by allowing portions of a design to be reconfigured at runtime by overwriting parts of the configuration memory. PR is an important enabler for implementing adaptive systems. However, the design of such sy...
Saved in:
Main Authors: | Vipin, Kizheppatt., Fahmy, Suhaib A. |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/84312 http://hdl.handle.net/10220/16259 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design automation for partially reconfigurable adaptive systems
by: Kizheppatt, Vipin
Published: (2015) -
System-level FPGA device driver with high-level synthesis support
by: Vipin, Kizheppatt, et al.
Published: (2015) -
An End-to-End Multi-Standard OFDM Transceiver Architecture Using FPGA Partial Reconfiguration
by: Pham, Thinh Hung, et al.
Published: (2018) -
uBRAM-based run-time reconfigurable FPGA and corresponding reconfiguration methodology
by: Chen, Yi-Chung, et al.
Published: (2013) -
iDEA : a DSP block based FPGA soft processor
by: Cheah, Hui Yan, et al.
Published: (2013)