A provably passive and cost-efficient model for inductive interconnects
To reduce the model complexity for inductive interconnects, the vector potential equivalent circuit (VPEC) model was introduced recently and a localized VPEC model was developed based on geometry integration. In this paper, the authors show that the localized VPEC model is not accurate for interconn...
Saved in:
Main Authors: | Yu, Hao, He, Lei |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/90614 http://hdl.handle.net/10220/6342 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Realistic modeling of electromigration in today’s ULSI interconnections
by: Li, Wei
Published: (2009) -
Statistical modeling of via redundancy effects on interconnect reliability
by: Tan, Cher Ming, et al.
Published: (2010) -
Characterization and modeling of on-chip interconnects for silicon RFIC design
by: Ong, Beng Hwee
Published: (2008) -
A study on electromigration by driving force approach for submicron copper interconnect
by: Roy, Arijit
Published: (2008) -
Stochastic behavioral modeling and analysis for analog/mixed-signal circuits
by: Gong, Fang, et al.
Published: (2013)