Thermal via allocation for 3-D ICs considering temporally and spatially variant thermal power
The existing 3-D thermal-via allocation methods are based on the steady-state thermal analysis and may lead to excessive number of thermal vias. This paper develops an accurate and efficient thermal-via allocation considering the temporally and spatially variant thermal-power. The transient temperat...
Saved in:
Main Authors: | Yu, Hao, Shi, Yiyu, He, Lei, Karnik, Tanay |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Article |
語言: | English |
出版: |
2010
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/92285 http://hdl.handle.net/10220/6262 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity
由: Yu, Hao, et al.
出版: (2012) -
16-bit high speed CMOS multiplier IC design
由: He, Pengfei
出版: (2021) -
High speed AES encryption IC design
由: Dong, Haokun
出版: (2024) -
IC CAD & design automation
由: Jong, Ching Chuen
出版: (2008) -
Security analysis on memory ICs
由: Chai, Yih Xi
出版: (2018)