Off-chip decoupling capacitor allocation for chip package co-design
Off-chip decoupling capacitor (decap) allocation is a demanding task during package and chip codesign. Existing approaches can not handle large numbers of I/O counts and large numbers of legal decap positions. In this paper, we propose a fast decoupling capacitor allocation method. By applying a spe...
Saved in:
Main Authors: | Yu, Hao, Chu, Chunta Lei He |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2012
|
Online Access: | https://hdl.handle.net/10356/94371 http://hdl.handle.net/10220/7904 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Compliant Chip-to-Package Interconnects for Wafer Level Packaging
by: LIAO EBIN
Published: (2011) -
A dielectrophoretic chip packaged at wafer level
by: Iliescu, C., et al.
Published: (2014) -
Experimental characterisation and modelling of on-chip capacitors and resistors on GaAs substrates
by: Yin, W.-Y., et al.
Published: (2014) -
Process development of nanowires for off-chip interconnects
by: Chong, Ser Choong.
Published: (2008) -
Design and integration of 60-GHz grid array antenna in chip package
by: Sun, Mei, et al.
Published: (2010)