Analysis and design of 60-GHz SPDT switch in 130-nm CMOS
This paper proposes a new 60-GHz single-pole-double-throw (SPDT) switch. It is designed in a 1.2-V 130-nm bulk CMOS and has a small core area of 222 μm × 92 μm. The switch exhibits measured insertion loss of 1.7 dB, isolation of 22 dB, input return loss of 20 dB, output return loss of 14 dB, and sim...
Saved in:
Main Authors: | He, Jin, Xiong, Yong-Zhong, Zhang, Yue Ping |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/96174 http://hdl.handle.net/10220/11418 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of SPST/SPDT switches in 65nm CMOS for 60GHz applications
by: He, Jin, et al.
Published: (2010) -
Design of SPDT Switch with CMOS for application at 2.4GHz
by: See, Xue Kang
Published: (2020) -
A 220-285 GHz SPDT Switch in 65-nm CMOS Using Switchable Resonator Concept
by: Meng, Fanyi, et al.
Published: (2016) -
P1dB optimization methodology for 130 nm SiGe BiCMOS 60GHz power amplifier
by: Wu, Wenguang, et al.
Published: (2015) -
130-GHz on-chip meander slot antennas with stacked dielectric resonators in standard CMOS technology
by: Hou, Debin, et al.
Published: (2013)