A reconfigurable FPGA implementation of an LDPC decoder for unstructured codes
This paper describes the implementation of a general and embedded decoder for the evaluation of unstructured...
Saved in:
Main Authors: | Hosseini, S. M. Ehsan, Chan, Kheong Sann, Goh, Wang Ling |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Conference or Workshop Item |
語言: | English |
出版: |
2010
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/99867 http://hdl.handle.net/10220/6373 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
A general decoding framework for high-rate LDPC codes
由: Hosseini, S. M. Ehsan, et al.
出版: (2010) -
FPGA implementation of low density parity-check (LDPC) coded recording channels
由: Seyed Mohammad Ehsan Hosseini
出版: (2010) -
A novel FPGA implementation of mirror-paradigm RS-based QC-LDPC decoder for NVM channels
由: Lim, Melvin Heng Li, et al.
出版: (2013) -
Low-complexity detection and decoding for LDPC-coded data storage channels
由: Shaghaghi, Mahdi
出版: (2010) -
Design and implementation of a synthesizable test-bench for testing the LDPC decoder IP
由: Yang, Shi
出版: (2018)