STT-RAM cache hierarchy with multiretention MTJ designs
10.1109/TVLSI.2013.2267754
Saved in:
| Main Authors: | , , , , |
|---|---|
| Other Authors: | |
| Format: | Article |
| Published: |
2016
|
| Subjects: | |
| Online Access: | http://scholarbank.nus.edu.sg/handle/10635/124980 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | National University of Singapore |
| id |
sg-nus-scholar.10635-124980 |
|---|---|
| record_format |
dspace |
| spelling |
sg-nus-scholar.10635-1249802024-11-13T03:29:25Z STT-RAM cache hierarchy with multiretention MTJ designs Sun, Z. Bi, X. Li, H. Wong, W.-F. Zhu, X. COMPUTER SCIENCE Cache hierarchy magnetic tunnel junction (MTJ) retention time spin-transfer torque random access memory (STT-RAM) spintronic memristor switching current. 10.1109/TVLSI.2013.2267754 IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 6 1281-1293 IEVSE 2016-06-02T09:25:19Z 2016-06-02T09:25:19Z 2014 Article Sun, Z., Bi, X., Li, H., Wong, W.-F., Zhu, X. (2014). STT-RAM cache hierarchy with multiretention MTJ designs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (6) : 1281-1293. ScholarBank@NUS Repository. https://doi.org/10.1109/TVLSI.2013.2267754 10638210 http://scholarbank.nus.edu.sg/handle/10635/124980 000337167600008 Scopus |
| institution |
National University of Singapore |
| building |
NUS Library |
| continent |
Asia |
| country |
Singapore Singapore |
| content_provider |
NUS Library |
| collection |
ScholarBank@NUS |
| topic |
Cache hierarchy magnetic tunnel junction (MTJ) retention time spin-transfer torque random access memory (STT-RAM) spintronic memristor switching current. |
| spellingShingle |
Cache hierarchy magnetic tunnel junction (MTJ) retention time spin-transfer torque random access memory (STT-RAM) spintronic memristor switching current. Sun, Z. Bi, X. Li, H. Wong, W.-F. Zhu, X. STT-RAM cache hierarchy with multiretention MTJ designs |
| description |
10.1109/TVLSI.2013.2267754 |
| author2 |
COMPUTER SCIENCE |
| author_facet |
COMPUTER SCIENCE Sun, Z. Bi, X. Li, H. Wong, W.-F. Zhu, X. |
| format |
Article |
| author |
Sun, Z. Bi, X. Li, H. Wong, W.-F. Zhu, X. |
| author_sort |
Sun, Z. |
| title |
STT-RAM cache hierarchy with multiretention MTJ designs |
| title_short |
STT-RAM cache hierarchy with multiretention MTJ designs |
| title_full |
STT-RAM cache hierarchy with multiretention MTJ designs |
| title_fullStr |
STT-RAM cache hierarchy with multiretention MTJ designs |
| title_full_unstemmed |
STT-RAM cache hierarchy with multiretention MTJ designs |
| title_sort |
stt-ram cache hierarchy with multiretention mtj designs |
| publishDate |
2016 |
| url |
http://scholarbank.nus.edu.sg/handle/10635/124980 |
| _version_ |
1821214577941020672 |