STT-RAM cache hierarchy with multiretention MTJ designs
10.1109/TVLSI.2013.2267754
Saved in:
Main Authors: | Sun, Z., Bi, X., Li, H., Wong, W.-F., Zhu, X. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Article |
Published: |
2016
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/124980 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Processor caches built using multi-level spin-transfer torque RAM cells
by: Chen, Y., et al.
Published: (2013) -
Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells
by: Fong, Xuanyao, et al.
Published: (2019) -
Performance, power, and reliability tradeoffs of STT-RAM cell subject to architecture-level requirement
by: Li, H., et al.
Published: (2013) -
On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations
by: Chen, Y., et al.
Published: (2014) -
Spintronics based random access memory : a review
by: Bhatti, Sabpreet, et al.
Published: (2021)