Plasma charging damage in deep sub-micron CMOS devices
Master's
Saved in:
Main Author: | TEO WEI YEE, JOCELYN |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/13472 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Gate-induced drain leakage current enhanced by plasma charging damage
by: Ma, S., et al.
Published: (2014) -
PROCESS IMPROVEMENT IN 0.152 CMOS FOR PLASMA INDUCED DAMAGE IN GATE CURRENT PERFORMANCE
by: LEE YUN
Published: (2019) -
Atomic layer deposited hafnium-based gate dielectrics for deep sub-micron CMOS technology
by: HO MUN YEE
Published: (2010) -
Directed growth of carbon nanotubes utilizing plasma induced surface charging voltage
by: Law, J.B.K., et al.
Published: (2014) -
A simple and efficient model for quantization effects of hole inversion layers in MOS devices
by: Hou, Y.-T., et al.
Published: (2014)