A Low-voltage, Low power STDP Synapse implementation using Domain-Wall Magnets for Spiking Neural Networks
10.1109/ISCAS.2016.7527390
Saved in:
Main Authors: | Narasimman, Govind, Roy, Subhrajit, Fong, Xuanyao, Roy, Kaushik, Chang, Chip-Hong, Basu, Arindam |
---|---|
Other Authors: | ELECTRICAL AND COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
IEEE
2019
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/156200 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A Low-voltage, Low power STDP Synapse implementation using Domain-Wall Magnets for Spiking Neural Networks
by: Narasimman, Govind, et al.
Published: (2016) -
On the Non-STDP Behavior and Its Remedy in a Floating-Gate Synapse
by: Gopalakrishnan, Roshan, et al.
Published: (2016) -
An Online Unsupervised Structural Plasticity Algorithm for Spiking Neural Networks
by: Roy, Subhrajit, et al.
Published: (2016) -
Robust doublet STDP in a floating-gate synapse
by: Gopalakrishnan, Roshan, et al.
Published: (2015) -
An FPGA-Based Co-Processor for Spiking Neural Networks with On-Chip STDP-Based Learning
by: Nguyen, Thao NN, et al.
Published: (2023)