All WSe2 1T1R resistive RAM cell for future monolithic 3D embedded memory integration
10.1038/s41467-019-13176-4
Saved in:
Main Author: | THEAN VOON YEW, AARON |
---|---|
Other Authors: | ELECTRICAL AND COMPUTER ENGINEERING |
Format: | Article |
Published: |
Nature
2020
|
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/176223 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Aerosol Jet Printed WSe2 Crossbar Architecture Device on Kapton With Dual Functionality as Resistive Memory and Photosensor for Flexible System Integration
by: LI YIDA, et al.
Published: (2021) -
Simulation of 1T1R (one-transistor one ReRAM) memory cell
by: Chen, Bo
Published: (2021) -
Percolation theory based statistical resistance model for resistive random access memory
by: WANG LINGFEI, et al.
Published: (2020) -
A Stretchable‐Hybrid Low‐Power Monolithic ECG Patch with Microfluidic Liquid‐Metal Interconnects and Stretchable Carbon‐Black Nanocomposite Electrodes for Wearable Heart Monitoring
by: THEAN VOON YEW, AARON
Published: (2020) -
Design and Study of an Artificial Spiking Neuron Enabled by Low-Voltage SiOx-based ReRAM
by: NIU XUHUA, et al.
Published: (2021)