A 109TOPS/mm2 and 749-1,459TOPS/W SRAM Buffer with In-Memory Inference and Prediction-Less Bitline Activity Reduction in 28nm
IEEE ESSCIRC 2021
Saved in:
Main Authors: | Konandur Rajanna, Viveka, Taneja, Sachin, Alioto, Massimo |
---|---|
Other Authors: | ELECTRICAL AND COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2021
|
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/192142 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
ECC-Less Multi-Level SRAM Physically Unclonable Function and 127% PUF-to-Memory Capacity Ratio with No Bitcell Modification in 28nm
by: Joydeep Basu, et al.
Published: (2023) -
Unified In-Memory Dynamic TRNG and Multi-Bit Static PUF Entropy Generation for Ubiquitous Hardware Security
by: SACHIN TANEJA, et al.
Published: (2021) -
DDPMnet: All-Digital Pulse Density-Based DNN Architecture with 228 Gate Equivalents/MAC Unit, 28-TOPS/W and 1.5-TOPS/mm2 in 40nm
by: Animesh Gupta, et al.
Published: (2023) -
On-Chip Links with Energy-Quality Tradeoff in Error-Resilient and Machine Learning Applications
by: Konandur Rajanna, Viveka, et al.
Published: (2021) -
Sensing margin enhancement techniques for ultra-low-voltage SRAMs utilizing a bitline-boosting current and equalized bitline leakage
by: Do, Anh Tuan, et al.
Published: (2013)