Assessing Ultrathin Wafer-Scale WS2 as a Diffusion Barrier for Cu Interconnects
10.1021/acsaelm.3c00809
Saved in:
Main Authors: | Salim El Kazzi, Ya Woon Lum, Ivan Erofeev, Saumitra Vajandar, Sergej Pasko, Simonas Krotkus, Ben Conran, Oliver Whear, Thomas Osipowicz, Utkur Mirziyodovich Mirsaidov |
---|---|
Other Authors: | BIOLOGICAL SCIENCES |
Format: | Article |
Language: | English |
Published: |
ACD Applied Electronic Materials
2024
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/248755 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Influence of Silicon Nanostructures on the Growth of GaN on Silicon
by: WEE QIXUN
Published: (2014) -
Deep Learning-Based High Throughput Inspection in 3D Nanofabrication and Defect Reversal in Nanopillar Arrays: Implications for Next Generation Transistor
by: UTKARSH ANAND, et al.
Published: (2021) -
Compliant Chip-to-Package Interconnects for Wafer Level Packaging
by: LIAO EBIN
Published: (2011) -
Development of stretch solder interconnections for wafer level packaging
by: Rajoo, R., et al.
Published: (2014) -
Bed of nails(B0N) - 100 microns pitch wafer level off-chip interconnects for microelectronic packaging applications
by: VEMPATI SRINIVASARAO
Published: (2010)