Method to fabricate a large planar area ONO interpoly dielectric in flash device
US6051467
Saved in:
Main Authors: | CHAN, LAP, CHA, CHER LIANG |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Patent |
Published: |
2012
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/32574 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Charge trapping in interpoly ONO film
by: Lira, K.S., et al.
Published: (2014) -
Evaluation of rapid thermal nitrided ONO interpoly dielectric resistance to plasma process-induced damage
by: Cha, C.L., et al.
Published: (2014) -
Plasma etching optimization of oxide/nitride/oxide interpoly dielectric breakdown time in flash memory devices
by: Cha, C.L., et al.
Published: (2014) -
Multi-layer high-κ interpoly dielectric for floating gate flash memory devices
by: Zhang, L., et al.
Published: (2014) -
Effects of surface smoothness and deposition temperature of floating gates in flash memory devices to oxide/nitride/oxide interpoly dielectric breakdown
by: Cha, C.L., et al.
Published: (2014)