Architectures and EDA for 3D FPGAs
Master's
Saved in:
Main Author: | HOU JUNSONG |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/51956 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Dielectric quality of 3D capacitor embedded in through-silicon via (TSV)
by: Lin, Ye, et al.
Published: (2020) -
POWER-AWARE TECHNOLOGY MAPPING AND ROUTING FOR DUAL-VT FPGAS
by: LOKE WEI TING
Published: (2012) -
A power and cluster-aware technology mapping and clustering scheme for dual-VT FPGAs
by: Loke, W.T., et al.
Published: (2014) -
Integrated liquid cooling systems for 3-D stacked TSV modules
by: Tang, G.Y., et al.
Published: (2014) -
Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration
by: Mao, Fubing, et al.
Published: (2016)