Modeling of stress-retarded thermal oxidation of nonplanar silicon structures for realization of nanoscale devices
10.1109/LED.2010.2047375
Saved in:
Main Authors: | Ma, F.-J., Rustagi, S.C., Samudra, G.S., Zhao, H., Singh, N., Lo, G.-Q., Kwong, D.-L. |
---|---|
Other Authors: | SOLAR ENERGY RESEARCH INST OF S'PORE |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/56676 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Temperature dependence of carrier transport of a silicon nanowire schottky-barrier field-effect transistor
by: Yang, W.F., et al.
Published: (2014) -
Nickel salicided source/drain extensions for performance improvement in ultrascaled (Sub 10 nm) Si-nanowire transistors
by: Jiang, Y., et al.
Published: (2014) -
Characterization of silicon nanowire embedded in a mems diaphragm structure within large compressive strain range
by: Lou, L., et al.
Published: (2014) -
Si-nanowire based gate-all-around nonvolatile SONOS memory cell
by: Fu, J., et al.
Published: (2014) -
A tailorable spray-assembly strategy of silver nanowires-bundle mesh for transferable high-performance transparent conductor
by: Xiong, Jiaqing, et al.
Published: (2021)