An architecture and timing-driven routing algorithm for area-efficient fPGAs with time-multiplexed interconnects
10.1109/FPL.2008.4630022
Saved in:
Main Authors: | Liu, H., Chen, X., Ha, Y. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/69282 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
An area-efficient timing-driven routing algorithm for scalable FPGAs with time-multiplexed interconnects
by: Liu, H., et al.
Published: (2014) -
Criticality-based routing for FPGAS with reverse body bias switch box architectures
by: Loke, W.T., et al.
Published: (2014) -
Time-multiplexed FPGA overlays with linear interconnect
by: Li, Xiangwei
Published: (2018) -
TIME-MULTIPLEXED INTERCONNECTION NETWORK FOR FIELD-PROGRAMMABLE GATE ARRAYS
by: CHEN XIAOLEI
Published: (2012) -
A framework to explore low-power architecture and variability-aware timing estimation of FPGAs
by: LEE CHEE SING
Published: (2011)