An ultra-low-energy/frame multi-standard JPEG co-processor in 65nm CMOS with sub/near-threshold power supply

An ultra-low-energy/frame multi-standard JPEG co-processor in 65nm CMOS with sub/near-threshold power supply

10.1109/ISSCC.2009.4977350

Saved in:

Bibliographic Details
Main Authors:	Pu, Y., De Gyvez, J.P., Corporaal, H., Ha, Y.
Other Authors:	ELECTRICAL & COMPUTER ENGINEERING
Format:	Conference or Workshop Item
Published:	2014
Online Access:	http://scholarbank.nus.edu.sg/handle/10635/69365
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore

Similar Items

An ultra-low-energy multi-standard JPEG Co-processor in 65 nm CMOS with sub/near threshold upply voltage
by: Pu, Y., et al.
Published: (2014)

Design of ultra-low-power 60-GHz direct-conversion receivers in 65-nm CMOS
by: Cai, Deyun, et al.
Published: (2014)

Standard Cell-Based Ultra-Compact DACs in 40-nm CMOS
by: Aiello, O., et al.
Published: (2021)

Statistical noise margin estimation for sub-threshold combinational circuits
by: Pu, Y., et al.
Published: (2014)

On the road towards robust and ultra low energy CMOS digital circuits using sub/near threshold power supply
by: PU YU
Published: (2011)

V t balancing and device sizing towards high yield of sub-threshold static logic gates
by: Pu, Y., et al.
Published: (2014)

Ultra-wideband switches using defected ground structure low pass filter in 65nm CMOS technology
by: Anak Agung Alit Apriyana
Published: (2015)

A PVT-tolerant relaxation oscillator in 65nm CMOS
by: Cimbili Bharath Kumar
Published: (2017)

An area-efficient 128-channel spike sorting processor for real-time neural recording with 0.175 μ W/channel in 65-nm CMOS
by: Do, Anh Tuan, et al.
Published: (2020)

Analysis and design of on-chip antenna and its switch in 65nm CMOS
by: Deng, Tianwei
Published: (2013)

An area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65-nm CMOS
by: Le, Van Loi, et al.
Published: (2019)

Multifingers capacitances modeling of 65-Nm CMOS transistor by unit cell method
by: Agung, Alit Apriyana Anak, et al.
Published: (2013)

Miniaturized wideband coupler for 60-GHz band in 65-nm CMOS technology
by: Chew, Peng Siew, et al.
Published: (2019)

Design of SPST/SPDT switches in 65nm CMOS for 60GHz applications
by: He, Jin, et al.
Published: (2010)

Compact switched-capacitor power detector with frequency compensation in 65-nm CMOS
by: Li, Chenyang, et al.
Published: (2020)

Design of a 60-GHz voltage-controlled oscillator in 65nm CMOS
by: Wang, Haitao
Published: (2011)

Low power 32-bit full adders in 65nm CMOS technology
by: Kumar, Praveen.
Published: (2014)

Analysis and synthesis of millimeter-wave low noise amplifier in 65-nm CMOS
by: Zeng, Yunjia
Published: (2011)

Near-threshold processor design techniques for power-constrained computing devices
by: Zhou, Jun, et al.
Published: (2019)

A 126 μW readout circuit in 65nm CMOS with successive approximation based thresholding for domain wall magnet based random number generator
by: Narasimman, Govind, et al.
Published: (2020)

ADIC: anomaly detection integrated circuit in 65-nm CMOS utilizing approximate computing
by: Kar, Bapi, et al.
Published: (2022)

A 65nm CMOS operational amplifier for analog/mixed-signal circuit applications
by: Zhang, Yufei
Published: (2016)

A 60-GHz 1-V supply band-tunable power amplifier in 65-nm CMOS
by: Bi, X., et al.
Published: (2014)

Design of a low power 60GHz OOK receiver in 65nm CMOS technology
by: Lu, Zhenghao, et al.
Published: (2013)

Total Ionizing Dose (TID) Effects on Finger Transistors in a 65nm CMOS Process
by: Jiang, Jize, et al.
Published: (2016)

A 65nm CMOS carrier-aggregation transceiver for IEEE 802.11 WLAN applications
by: Yi, Xiang, et al.
Published: (2020)

A 220-285 GHz SPDT Switch in 65-nm CMOS Using Switchable Resonator Concept
by: Meng, Fanyi, et al.
Published: (2016)

Miniaturized 3-bit phase shifter for 60 GHz phased-array in 65 nm CMOS technology
by: Meng, Fanyi, et al.
Published: (2013)

A D-band amplifier in 65 nm bulk CMOS for short-distance data center communication
by: Huang, Qijun, et al.
Published: (2018)

A W-band switch-less Dicke receiver for millimeter-wave imaging in 65nm CMOS
by: Feng, Guangyin, et al.
Published: (2018)

A high-sensitivity potentiometric 65-nm CMOS ISFET sensor for rapid E. coli screening
by: Jiang, Yu, et al.
Published: (2020)

A 1.44mm2 4-channel UWB beamforming receiver with Q-compensation in 65nm CMOS
by: Wang L, et al.
Published: (2016)

A 60GHz VCO with 25.8% tuning range by switching return-path in 65nm CMOS
by: Fei, Wei, et al.
Published: (2013)

A crosstalk-immune sub-THz All-surface-wave I/O transceiver in 65-nm CMOS
by: Liang, Yuan, et al.
Published: (2020)

ADEPOS : a novel approximate computing framework for anomaly detection systems and its implementation in 65-nm CMOS
by: Bose, Sumon Kumar, et al.
Published: (2022)

ULTRA ENERGY-EFFICIENT SUB-/NEAR-THRESHOLD COMPUTING: PLATFORM AND METHODOLOGY
by: ZHAO WENFENG
Published: (2014)

Ultra-thin bulk silicon thinning of advanced microprocessors & graphics processors fabricated in Sub-20 nm technology
by: Teo, Wee Siang
Published: (2020)

XML implementation of frame processor
by: Wong, T.W., et al.
Published: (2013)

Design of a 60 GHz, 11.7% tuning-range voltage-controlled oscillator in 65 nm CMOS technology
by: Sun, Ming-Yuan, et al.
Published: (2015)

Design of high-Q millimeter-wave oscillator by differential transmission line loaded with metamaterial resonator in 65-nm CMOS
by: Shang, Yang, et al.
Published: (2014)