Effect of wafer level packaging, silicon substrate and board material on gigabit board-silicon-board data transmission
Proceedings - Electronic Components and Technology Conference
Saved in:
Main Authors: | Kim, W., Madhavan, R., Mao, J., Choi, J., Choi, S., Ravi, D., Sundaram, V., Sankararaman, S., Gupta, P., Zhang, Z., Lo, G., Swaminathan, M., Tummala, R., Sitaraman, S., Wong, C.P., Iyer, M., Rotaru, M., Tay, A. |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/73407 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Simulation of board level drop test for wafer level packages
by: GU JIE
Published: (2010) -
Board structure, board process and board role performance
by: ONG CHIN HUAT
Published: (2010) -
Next generation of 100-μm-pitch wafer-level packaging and assembly for systems-on-package
by: Tay, A.A.O., et al.
Published: (2014) -
Next generation of 100-μm-pitch wafer-level packaging and assembly for systems-on-package
by: Tay, A.A.O., et al.
Published: (2014) -
Board level drop test reliability of IC packages
by: Chai, T.C., et al.
Published: (2014)