Modelling of transconductance-to-current ratio (gm/ID) analysis on double-gate SOI MOSFETs
10.1088/0268-1242/15/2/311
Saved in:
Main Authors: | Rajendran, K., Samudra, G.S. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/80744 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Simple modelling of device speed in double-gate SOI MOSFETs
by: Rajendran, K., et al.
Published: (2014) -
Simulation of recessed channel SOI mosfet
by: Samudra, G.S., et al.
Published: (2014) -
Gate-channel capacitance characteristics in the fully-depleted SOI MOSFET
by: Cheng, Z.-Y., et al.
Published: (2014) -
Gate-channel capacitance characteristics in the fully-depleted SOI MOSFET
by: Cheng, Z.-Y., et al.
Published: (2014) -
Modelling of the "Gated-diode" configuration in bulk MOSFET's
by: Yip, A., et al.
Published: (2014)