A hierarchical multiclassifier system for automated analysis of delayered IC images
A robust and accurate machine learning based hierarchical multiclassifier system is proposed to automate the retrieval of interconnection information from delayered integrated circuits images. The proposed system replaces labor-intensive manual annotation process and provides an effective approach f...
Saved in:
Main Authors: | Cheng, Deruo, Shi, Yiqiong, Gwee, Bah-Hwee, Toh, Kar-Ann, Lin, Tong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/150807 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Delayered IC image analysis with template‐based tanimoto convolution and morphological decision
by: Cheng, Deruo, et al.
Published: (2021) -
Hybrid K -means clustering and support vector machine method for via and metal line detections in delayered IC images
by: Cheng, Deruo, et al.
Published: (2019) -
IC CAD & design automation
by: Jong, Ching Chuen
Published: (2008) -
Design automation of RF IC layout
by: Leong, Eng Chui.
Published: (2009) -
Image processing and machine learning for IC image analysis and hardware assurance
by: Cheng, Deruo
Published: (2021)