CMOS cells design with cross-coupled latches
This project attempts on integrating cross coupled circuit into two CMOS cells designed with new circuit techniques. Output buffer and current mode sense amplifier are the two circuits of interests. In addition, optimization of area utilization of SRAM cell column and its peripheral circuits is also...
Saved in:
Main Author: | Chee, Piew Yoong. |
---|---|
Other Authors: | Liu, Po-ching |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/19803 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of high performance CMOS latches and flip-flops
by: Tan, Teck Heng.
Published: (2008) -
Design of high performance, low power latches and flip-flops
by: Shridhar Mubaraq Mishra.
Published: (2011) -
Investigation of a modified NPN transistor in CMOS structures for enhanced ESD-induced latch-up protection
by: Mo, Zhiyuan
Published: (2023) -
Low voltage CMOS operational amplifier design towards maximum CMR
by: Tan, Chee Lam.
Published: (2008) -
Design and optimization of a low-voltage CMOS circuit for portable applications
by: Chan, Chee Chong.
Published: (2008)