Low power CMOS circuit design using adiabatic logic
This dissertation elaborated on the most popular low power CMOS circuit and power reduction techniques. A special punch is given on the Adiabatic Quasi-Static CMOS logic of power reduction, followed by the proposal of “Reduced swing Aqs-CMOS/ASL logic.
Saved in:
Main Author: | Parthasarathy Srinivasa Raghavan. |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3114 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design of low power CMOS adiabatic logic circuits
by: Liu, Fang.
Published: (2008) -
Low power CMOS adiabatic logic design
by: Peng, Yuhang
Published: (2019) -
Design of low power adiabatic logic circuits
by: Wong, Hon Hin.
Published: (2008) -
Low power adiabatic CMOS circuits
by: Ng, Kim Wee.
Published: (2008) -
Adiabatic CMOS circuits
by: Tan, Whee Min.
Published: (2008)