Design of a 54x54-bit multiplier using radix-16 redundant binary booth encoding

Design of a 54x54-bit multiplier using radix-16 redundant binary booth encoding

In this project, some of these multiplying coefficients were chosen as fundamental multiplying coefficients, and any other multiplying coefficient could be represented as an RB number which consists of two of these fundamental multiplying coefficients or their inverses. The RB partial product genera...

Saved in:

書目詳細資料
主要作者:	Soh, Sing Yu.
其他作者:	Chang, Chip Hong
格式:	Theses and Dissertations
出版:	2008
主題:	DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
在線閱讀:	http://hdl.handle.net/10356/3269
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!
機構:	Nanyang Technological University

相似書籍

Design and analysis of redundant binary booth multipliers
由: He, Ya Juan
出版: (2010)

A new redundant binary Booth encoding for fast 2^n-bit multiplier design
由: He, Yajuan, et al.
出版: (2010)

16-bit high speed multiplier design
由: Yeo, Melvin Shung Shii
出版: (2014)

High speed multiplier IC design based on booth algorithm
由: Chang, Shuming
出版: (2023)

16 bits high speed CMOS multiplier IC design
由: Wut Yee Win Thoung
出版: (2021)

Area-saving technique for low-error redundant binary fixed-width multiplier implementation
由: Juang, Tso Bing, et al.
出版: (2010)

Low power 16-bit multiplier design
由: Heng, Zeng An
出版: (2015)

Design a 16-bit Low power multiplier
由: Gu, Bin
出版: (2018)

16-bit low-power CMOS multiplier IC design
由: Zhang, Jingyao
出版: (2021)

Design a 16-bit low power delay multiplier
由: Lun, Yinghui
出版: (2021)

16-bit high speed CMOS multiplier IC design
由: He, Pengfei
出版: (2021)

Energy-delay efficient asynchronous-logic 16×16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic
由: Ho, Weng-Geng, et al.
出版: (2013)

A 3.54 nJ/bit-RX, 0.671 nJ/bit-TX burst mode super-regenerative UWB transceiver in 0.18- μm CMOS
由: Zheng, Yuanjin, et al.
出版: (2014)

High speed 16-bit multiplier design
由: Zhou, Jiong.
出版: (2013)

16-bit low power CMOS multiplier IC design
由: Hu, Hang
出版: (2020)

16-bit low-power CMOS multiplier IC design
由: Wang, Jun
出版: (2022)

Design of 4x4 multipliers with VHDL language
由: Troung, Thai Quang.
出版: (2008)

A high speed 16-bit CMOS multiplier IC design
由: Wen, Zihao
出版: (2022)

Hard multiple generator for higher radix modulo 2^n-1 multiplication
由: Muralidharan, Ramya, et al.
出版: (2010)

A high speed 16-bit CMOS multiplier IC design
由: Chen, Yin
出版: (2018)

A power-delay efficient hybrid carry-lookahead/carry-select based redundant binary to two’s complement converter
由: He, Yajuan, et al.
出版: (2010)

16-bit full adder design based on cadence full-custom IC design flow
由: Yan, Aung Win
出版: (2012)

Programmable cyclic redundancy check encoder
由: Yap, Roderick
出版: (1993)

Design of switching trigger circuit of SAR logic controller for Radix-3 system SAR ADC
由: Abdussalam, Mohamad Ichiko
出版: (2015)

Error-tolerant multiplier for high speed application
由: Khaing, Yin Kyaw
出版: (2011)

Design of the low-voltage CMOS analog multiplier
由: Sun, Guoliang.
出版: (2008)

Design of a low-power asynchronous multiplier
由: Lim, Khoon Aun.
出版: (2008)

SAR ADC with redundancy
由: Chen, Xiangchen.
出版: (2012)

CMOS capacitor multiplier
由: Mirea Iulian.
出版: (2009)

Design of a low-voltage CMOS analogue multiplier
由: Leow, Hee Boon.
出版: (2008)

Design of low-power and low-voltage VLSI multipliers
由: Ong, Geok Ling.
出版: (2008)

High speed CMOS multiplier design
由: Tay, Wen Kai
出版: (2022)

Low power low voltage adder cells for digital multiplier
由: Zhang, Mingyan
出版: (2008)

Development of a rapid prototyping of FPGA-based digital multiplier
由: Toh, Tong San.
出版: (2012)

Modulo adders, multipliers and shared-moduli architectures for moduli of type
由: Shibu, Menon
出版: (2008)

16-bit low power multiplier design
由: Liew Tien Hong
出版: (2016)

High-speed and low-power serial accumulator for serial/parallel multiplier
由: Meher, Manas Ranjan, et al.
出版: (2010)

Implementation of floating point adder and multiplier based on residue number system
由: Lim, Hue Hsean.
出版: (2012)

VHDL synthesis of Montgomery modular multiplier
由: Sarasvathi Thangaraju.
出版: (2008)

A compressor based 16-bit binary-to-residue converter for low power applications
由: Vasuma, Narayana
出版: (2014)