Design of a 54x54-bit multiplier using radix-16 redundant binary booth encoding
In this project, some of these multiplying coefficients were chosen as fundamental multiplying coefficients, and any other multiplying coefficient could be represented as an RB number which consists of two of these fundamental multiplying coefficients or their inverses. The RB partial product genera...
Saved in:
主要作者: | Soh, Sing Yu. |
---|---|
其他作者: | Chang, Chip Hong |
格式: | Theses and Dissertations |
出版: |
2008
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/3269 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design and analysis of redundant binary booth multipliers
由: He, Ya Juan
出版: (2010) -
A new redundant binary Booth encoding for fast 2^n-bit multiplier design
由: He, Yajuan, et al.
出版: (2010) -
16-bit high speed multiplier design
由: Yeo, Melvin Shung Shii
出版: (2014) -
High speed multiplier IC design based on booth algorithm
由: Chang, Shuming
出版: (2023) -
16 bits high speed CMOS multiplier IC design
由: Wut Yee Win Thoung
出版: (2021)