Design of a 54x54-bit multiplier using radix-16 redundant binary booth encoding
In this project, some of these multiplying coefficients were chosen as fundamental multiplying coefficients, and any other multiplying coefficient could be represented as an RB number which consists of two of these fundamental multiplying coefficients or their inverses. The RB partial product genera...
Saved in:
Main Author: | Soh, Sing Yu. |
---|---|
Other Authors: | Chang, Chip Hong |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3269 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design and analysis of redundant binary booth multipliers
by: He, Ya Juan
Published: (2010) -
A new redundant binary Booth encoding for fast 2^n-bit multiplier design
by: He, Yajuan, et al.
Published: (2010) -
16-bit high speed multiplier design
by: Yeo, Melvin Shung Shii
Published: (2014) -
High speed multiplier IC design based on booth algorithm
by: Chang, Shuming
Published: (2023) -
16 bits high speed CMOS multiplier IC design
by: Wut Yee Win Thoung
Published: (2021)