Design of 4x4 multipliers with VHDL language
This project involves the design of 4x4 multipliers with VHDL language. The software MasPlus II, from Altera, was used throughout the design and simulation of this project.
Saved in:
Main Author: | Troung, Thai Quang. |
---|---|
Other Authors: | Liu, Po-Ching |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3613 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
VHDL synthesis of Montgomery modular multiplier
by: Sarasvathi Thangaraju.
Published: (2008) -
Design of 8-bit divider with VHDL language
by: Phyu Myint Wai.
Published: (2008) -
Design and synthesis of a microprocessor core using VHDL
by: Wong, Chee Heng.
Published: (2008) -
Macromodelling of analogue circuits using VHDL-AMS
by: Su, Latt Mon.
Published: (2008) -
Modeling of I2C bus controller using VHDL
by: Thor, Swee Lin.
Published: (2008)