Design and analysis of redundant binary booth multipliers
Multiplication is a fundamental operation in most arithmetic computing systems. Over the last few decades, Redundant Binary (RB) number has emerged as a key internal format to speed up the partial product accumulation of treestructured parallel multipliers due to its carry-free property and regulari...
Saved in:
Main Author: | He, Ya Juan |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/41412 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of a 54x54-bit multiplier using radix-16 redundant binary booth encoding
by: Soh, Sing Yu.
Published: (2008) -
A new redundant binary Booth encoding for fast 2^n-bit multiplier design
by: He, Yajuan, et al.
Published: (2010) -
High speed multiplier IC design based on booth algorithm
by: Chang, Shuming
Published: (2023) -
Area-saving technique for low-error redundant binary fixed-width multiplier implementation
by: Juang, Tso Bing, et al.
Published: (2010) -
16-bit high speed CMOS multiplier IC design
by: He, Pengfei
Published: (2021)