Error-tolerant multiplier for high speed application
With the advent of hand held computing devices that require functionality rivaling the desktop, low-power and high-performance systems have become very important. The transistor network contributes mostly to the overall power dissipation and is becoming a major obstacle in implementing those systems...
Saved in:
Main Author: | Khaing, Yin Kyaw |
---|---|
Other Authors: | Yeo Kiat Seng |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/45661 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
16-bit high speed multiplier design
by: Yeo, Melvin Shung Shii
Published: (2014) -
High speed CMOS multiplier design
by: Tay, Wen Kai
Published: (2022) -
16 bits high speed CMOS multiplier IC design
by: Wut Yee Win Thoung
Published: (2021) -
High speed multiplier IC design based on booth algorithm
by: Chang, Shuming
Published: (2023) -
High-speed and low-power serial accumulator for serial/parallel multiplier
by: Meher, Manas Ranjan, et al.
Published: (2010)