Error-tolerant multiplier for high speed application

Error-tolerant multiplier for high speed application

With the advent of hand held computing devices that require functionality rivaling the desktop, low-power and high-performance systems have become very important. The transistor network contributes mostly to the overall power dissipation and is becoming a major obstacle in implementing those systems...

Saved in:

書目詳細資料
主要作者:	Khaing, Yin Kyaw
其他作者:	Yeo Kiat Seng
格式:	Theses and Dissertations
語言:	English
出版:	2011
主題:	DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
在線閱讀:	https://hdl.handle.net/10356/45661
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

16-bit high speed multiplier design
由: Yeo, Melvin Shung Shii
出版: (2014)

High speed CMOS multiplier design
由: Tay, Wen Kai
出版: (2022)

16 bits high speed CMOS multiplier IC design
由: Wut Yee Win Thoung
出版: (2021)

High speed multiplier IC design based on booth algorithm
由: Chang, Shuming
出版: (2023)

High-speed and low-power serial accumulator for serial/parallel multiplier
由: Meher, Manas Ranjan, et al.
出版: (2010)

New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
由: Meher, Manas Ranjan.
出版: (2013)

16-bit high speed CMOS multiplier IC design
由: He, Pengfei
出版: (2021)

Enhanced low-power high-speed probabilistic adders for error-toerant application
由: Zhu, Ning
出版: (2011)

Area-saving technique for low-error redundant binary fixed-width multiplier implementation
由: Juang, Tso Bing, et al.
出版: (2010)

An enhanced low-power high-speed adder for error-tolerant application
由: Zhu, Ning, et al.
出版: (2010)

Practical design considerations for high speed digital board
由: Kyaw, Soe Moe.
出版: (2010)

Speed, power and area optimized monotonic asynchronous array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

A high speed 16-bit CMOS multiplier IC design
由: Chen, Yin
出版: (2018)

High speed 16-bit multiplier design
由: Zhou, Jiong.
出版: (2013)

PCB layout design consideration for high speed digital application
由: Ang, See Theng
出版: (2010)

Asynchronous pipelined macrocell design for high speed digital applications
由: Sin, Tze Yee.
出版: (2008)

Design of the low-voltage CMOS analog multiplier
由: Sun, Guoliang.
出版: (2008)

Design of a low-power asynchronous multiplier
由: Lim, Khoon Aun.
出版: (2008)

CMOS capacitor multiplier
由: Mirea Iulian.
出版: (2009)

High speed prescaler for bluetooth application
由: Chu, Dennis Wah Tat.
出版: (2009)

Design of a low-voltage CMOS analogue multiplier
由: Leow, Hee Boon.
出版: (2008)

Design of low-power and low-voltage VLSI multipliers
由: Ong, Geok Ling.
出版: (2008)

Design of 4x4 multipliers with VHDL language
由: Troung, Thai Quang.
出版: (2008)

Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing
由: Zhu, Ning, et al.
出版: (2010)

Design of low-power high speed error-tolerant adder and its application in digital signal processing
由: Zhang, Weijia
出版: (2009)

High speed, low jitter CMOS analog PLL for clock recovery application
由: Sudhaleswar Behera.
出版: (2008)

Development of a rapid prototyping of FPGA-based digital multiplier
由: Toh, Tong San.
出版: (2012)

Low power low voltage adder cells for digital multiplier
由: Zhang, Mingyan
出版: (2008)

Modulo adders, multipliers and shared-moduli architectures for moduli of type
由: Shibu, Menon
出版: (2008)

Silicon based millimeter wave IC design for high speed wireless communication applications
由: Li, Yi Hu
出版: (2015)

Study of connectors for high-speed design
由: Lim, Rong Huei.
出版: (2011)

Implementation of floating point adder and multiplier based on residue number system
由: Lim, Hue Hsean.
出版: (2012)

VHDL synthesis of Montgomery modular multiplier
由: Sarasvathi Thangaraju.
出版: (2008)

Modeling and implementation of a high-speed high-efficiency DC-DC converter for portable devices
由: Harsono, Steven Loekita
出版: (2019)

An ultra-high speed DAC based on an analogue approach
由: Zhang, Linxiao
出版: (2011)

Design of a high speed CMOS analog comparator
由: Chen, Qi.
出版: (2010)

Design of the low-voltage CMOS analog multiplier
由: Guo, Lizao.
出版: (2012)

Design and analysis of redundant binary booth multipliers
由: He, Ya Juan
出版: (2010)

Low power 16-bit multiplier design
由: Heng, Zeng An
出版: (2015)

Frequency multiplier for 120 GHz signal source
由: Wang, Yong.
出版: (2013)