Embedded logic compatible dynamic random access memory design
Logic-compatible 2T and 3T embedded DRAM (EDRAM) cells have recently gained their popularity in embedded applications because of their high density and good voltage margin. The most important design requirements in EDRAM cells are the cell area, data retention time and read speed. In the first part...
Saved in:
Main Author: | Yi, He. |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Final Year Project |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/49934 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Logic-compatible embedded dynamic random access memory design
by: Wang, Yue
Published: (2014) -
Retention time characterization and optimization of logic-compatible embedded DRAM cells
by: Do, Anh Tuan, et al.
Published: (2013) -
Multi-valued logic synthesis for Resistive Random Access Memory (RERAM) based in-memory computing
by: Surhonne Anmol Prakash
Published: (2018) -
Development of resistive random access memory for next-generation embedded non-volatile memory application
by: Sun, Jianxun
Published: (2021) -
Low power logic-in-memory circuit design
by: Teo, Darren
Published: (2017)