Design of low voltage, 16kb 9T SRAM with hierarchical bitline and writeback block
Subthreshold circuits are increasingly popular especially in ultra-low power applications like wireless sensor, cell phone, and biomedical where minimal power consumption is a primary design constraint. Static Random Access Memory (SRAM) with wider supply voltage range is essential for achieving bet...
Saved in:
Main Author: | Li, Ricky Qi. |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/53461 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Sensing margin enhancement techniques for ultra-low-voltage SRAMs utilizing a bitline-boosting current and equalized bitline leakage
by: Do, Anh Tuan, et al.
Published: (2013) -
A 5.61 pJ, 16 kb 9T SRAM with single-ended equalized bitlines and fast local write-back for cell stability improvement
by: Li, Qi, et al.
Published: (2013) -
A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing
by: Kim, Tony Tae-Hyoung, et al.
Published: (2010) -
Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement
by: Wang, Bo, et al.
Published: (2016) -
Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing
by: Chen, Junchao, et al.
Published: (2016)