Automation and optimization of a CUDA to FPGA high level synthesis tool
In this report, I will show that the current CUDA-to-FPGA (FCUDA) flow has been tested with a good set of CUDA kernels collecting from NVIDIA CUDA SDK, Parboil Benchmark suite, and Rodinia Benchmark suite. The testing flows will be discussed thoroughly along with many optimization decisions. It also...
Saved in:
Main Author: | Tan, Nguyen Quoc Duy |
---|---|
Other Authors: | Kyle Rupnow |
Format: | Final Year Project |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/63163 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
FCUDA : CUDA to FPGA high level synthesis
by: Nguyen, Quoc Duy Tan
Published: (2015) -
Tools and algorithms for high-level algorithm mapping to FPGA
by: Sunita Chandrasekaran.
Published: (2012) -
Wire level encapsulation framework for increasing FPGA design productivity
by: Oliver, Timothy Francis
Published: (2009) -
Accelerating binary-matrix multiplication on FPGA
by: Liwongan, Ricardo Jack
Published: (2017) -
Understanding resource usage and performance in FPGA designs
by: Muhamad Rafiudin Rahim
Published: (2014)