Low power data-driven dynamic logic circuits
Dynamic Logic is used in high performance circuit designs for its high speed and less transistor needed to implement a same function compared to Static Logic. Data-Driven Dynamic Logic utilizes input data to replace clock signal as control of pre-charge and evaluation phase. By elimination...
Saved in:
Main Author: | Zhang, Han |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/64960 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Performance analysis and comparison of low power dynamic and differential CMOS logic adder circuits
by: Prasanna Dhayalan
Published: (2015) -
Basic logic circuits and arithmetic subsystems for low-power applications
by: Law, Chong Fatt.
Published: (2008) -
Skew-tolerant dynamic logic circuits
by: Ong, Chi Boon.
Published: (2008) -
Design of ultra-low power asynchronous-logic quasi-delay-insensitive circuit templates
by: Chng, Clive Kuan Nee.
Published: (2011) -
Comparison of low power CMOS dynamic circuit design
by: A Sadhananthan, Karthikeyan
Published: (2014)