Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing
In modern VLSI technology, the occurrence of all kinds of...
Saved in:
Main Authors: | Zhu, Ning, Goh, Wang Ling, Zhang, Weija, Yeo, Kiat Seng, Kong, Zhi Hui |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/79964 http://hdl.handle.net/10220/6241 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
An enhanced low-power high-speed adder for error-tolerant application
by: Zhu, Ning, et al.
Published: (2010) -
Design of low-power high speed error-tolerant adder and its application in digital signal processing
by: Zhang, Weijia
Published: (2009) -
Enhanced low-power high-speed probabilistic adders for error-toerant application
by: Zhu, Ning
Published: (2011) -
High speed multiple output adders
by: Wei, Lai
Published: (2014) -
Approximate adder with reduced error
by: Balasubramanian, Padmanabhan, et al.
Published: (2020)