Hoplite: Building austere overlay NoCs for FPGAs
Customized unidirectional, bufferless, deflection-routed torus networks can outperform classic, bidirectional, buffered mesh networks for single-flit-oriented FPGA applications by as much as 1.5× (best achievable throughputs for a 10×10 system) or 2.5× (allocating same FPGA resources to both NoCs) f...
Saved in:
Main Authors: | Kapre, Nachiket, Gray, Jan |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/81222 http://hdl.handle.net/10220/39180 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Dataflow optimized overlays for FPGAs
by: Siddhartha
Published: (2019) -
An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads
by: Kapre, Nachiket, et al.
Published: (2015) -
Parallelizing Sparse Matrix Solve for SPICE Circuit Simulation using FPGAs
by: Kapre, Nachiket, et al.
Published: (2015) -
Enhancing performance of Tall-Skinny QR factorization using FPGAs
by: Rafique, Abid, et al.
Published: (2015) -
Application composition and communication optimization in iterative solvers using FPGAs
by: Rafique, Abid, et al.
Published: (2013)