0.2 V 8T SRAM With PVT-Aware Bitline Sensing and Column-Based Data Randomization
In sub/near-threshold operation, SRAMs suffer from considerable bitline swing degradation when the data pattern of a column is skewed to ‘1’ or ‘0’. The worst scenarios regarding this problem occur when the currently read SRAM cell has different data compared to the rest of the cells in the same col...
Saved in:
Main Authors: | Do, Anh Tuan, Lee, Zhao Chuan, Wang, Bo, Chang, Ik-Joon, Liu, Xin, Kim, Tony Tae-Hyoung |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/84030 http://hdl.handle.net/10220/41563 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement
by: Wang, Bo, et al.
Published: (2016) -
Average-8T differential-sensing subthreshold SRAM with bit interleaving and 1k bits per bitline
by: Khayatzadeh, M., et al.
Published: (2014) -
Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing
by: Chen, Junchao, et al.
Published: (2016) -
A 0.4 V 12T 2RW dual-port SRAM with suppressed common-row-access disturbance
by: Wang, Bo, et al.
Published: (2018) -
Ultra-low voltage SRAM for IoT applications
by: Cai, Yanru
Published: (2024)