NEGATIVE CAPACITANCE FERROELECTRIC MOSFET FOR LOW POWER CIRCUITS: POTENTIAL AND LIMITATIONS
Ph.D
Saved in:
Main Author: | YANG LI |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/136521 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
SDODEL MOSFET for performance enhancement
by: Chui, K.J., et al.
Published: (2014) -
Extraction of channel length in 0.1 μm NMOSFET by gate to drain capacitance
by: Ling, C.H., et al.
Published: (2014) -
HAFNIUM-OXIDE-BASED FERROELECTRIC MEMORY DEVICES FOR LOW-POWER APPLICATIONS
by: ZHOU ZUOPU
Published: (2024) -
THEORETICAL STUDY OF DEVICE PERFOMANCE AND PHYSICS BASED ON TWO-DIMENIONAL (2D) MATERIAL
by: LUO SHENG
Published: (2020) -
Design of superjunction power MOSFET devices using the gradient oxide-bypassed structure
by: Chen, Y., et al.
Published: (2014)