SIMULATION OF COPPER ELECTRODEPOSITION FOR HIGH ASPECT RATIO THROUGH- SILICON VIA APPLICATIONS IN THREE- DIMENSIONAL INTEGRATED CIRCUITS
Master's
Saved in:
Main Author: | NAGARAJAN RAGHAVAN |
---|---|
Other Authors: | SINGAPORE-MIT ALLIANCE |
Format: | Theses and Dissertations |
Published: |
2019
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/153952 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Electrochemical quartz crystal microbalance study of electrodeposition of copper-selenium thin films
by: Dang, Thi Bich Hop, et al.
Published: (2017) -
Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects
by: Zhu, Ye, et al.
Published: (2021) -
Three-dimensional capacitor embedded in fully Cu-filled through-silicon via and its thermo-mechanical reliability for power delivery applications
by: Lin, Ye, et al.
Published: (2020) -
A miniaturized heterogeneous wireless sensor node in 3DIC
by: Liu, X., et al.
Published: (2014) -
Analysis of concentration overpotential in an all-vanadium redox flow battery
by: Murthy, S.K, et al.
Published: (2020)