Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC
10.1145/2934685
Saved in:
Main Authors: | Pajouhi, Zoha, Fong, Xuanyao, Raghunathan, Anand, Roy, Kaushik |
---|---|
Other Authors: | DEPT OF ELECTRICAL & COMPUTER ENGG |
Format: | Article |
Language: | English |
Published: |
ASSOC COMPUTING MACHINERY
2019
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/156196 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Device/Circuit/Architecture Co-Design of Reliable STT-MRAM
by: Pajouhi, Zoha, et al.
Published: (2019) -
STT-MRAMs for Future Universal Memories: Perspective and Prospective
by: Augustine, Charles, et al.
Published: (2019) -
R-MRAM: A ROM-Embedded STT MRAM Cache
by: Lee, Dongsoo, et al.
Published: (2019) -
Robust Low-power Multi-terminal STT-MRAM
by: Fong, Xuanyao, et al.
Published: (2019) -
Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches
by: Fong, Xuanyao, et al.
Published: (2023)