Subthreshold quasi-delay-insensitive circuit designs

Subthreshold quasi-delay-insensitive circuit designs

Master's

Saved in:

Bibliographic Details
Main Author:	CHANG XIAOFEI
Other Authors:	ELECTRICAL & COMPUTER ENGINEERING
Format:	Theses and Dissertations
Language:	English
Published:	2011
Subjects:	asynchronous,low-power,filter,subthreshold,delay-insensitive
Online Access:	http://scholarbank.nus.edu.sg/handle/10635/21142
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore
Language:	English

Similar Items

Design and implementation of Asynchronous SRAM
by: CHENG XIANG
Published: (2010)

A Low Overhead Quasi-Delay-Insensitive (QDI) Asynchronous Data Path Synthesis Based on Microcell-Interleaving Genetic Algorithm (MIGA)
by: Zhou, Rong, et al.
Published: (2015)

Quasi-delay-insensitive implementation of approximate addition
by: Balasubramanian, Padmanabhan, et al.
Published: (2021)

ULTRALOW-POWER, LOW-VOLTAGE DIGITAL CIRCUITS FOR BIOMEDICAL SENSOR NODES
by: MAHMOOD KHAYATZADEH
Published: (2013)

A quasi-delay-insensitive dual-rail adder working in subthreshold region
by: Xiaofei, C., et al.
Published: (2014)

The design of a sub-nanojoule asynchronous 8051 with interface to external commercial memory
by: Xue, C., et al.
Published: (2014)

Affective boundaries of scope insensitivity
by: CHANG, Hannah H., et al.
Published: (2018)

Average-8T differential-sensing subthreshold SRAM with bit interleaving and 1k bits per bitline
by: Khayatzadeh, M., et al.
Published: (2014)

Simulation, modelling and fabrication of novel devices with steep subthreshold slope
by: TOH ENG HUAT
Published: (2010)

Design and implementation of ultra-low-power sensor interface circuits for ECG acquisition
by: XU XIAOYUAN
Published: (2011)

A quasi-delay-insensitive dual-rail low-pass filter working in subthreshold region
by: Chang, X., et al.
Published: (2014)

Content-insensitive blind image blurriness assessment using Weibull statistics and sparse extreme learning machine
by: Deng, Chenwei, et al.
Published: (2021)

Adaptive filtering in subbands: Design issues and experimental results for acoustic echo cancellation
by: Farhang-Boroujeny, B., et al.
Published: (2014)

Fuzzy weighting-dependent approach to H∞ filter design for time-delay fuzzy systems
by: Lin, C., et al.
Published: (2014)

Hinfin; filter design for nonlinear systems with time-delay through T-S fuzzy model approach
by: Lin, C., et al.
Published: (2014)

Complete androgen insensitivity due to a splice-site mutation in the androgen receptor gene and genetic screening with single-stranded conformation polymorphism
by: Eu, Leong Yong, et al.
Published: (2013)

Low Subthreshold Swing and High Mobility Amorphous Indium–Gallium–Zinc-Oxide Thin-Film Transistor With Thin HfO2 Gate Dielectric and Excellent Uniformity
by: SAMANTA SUBHRANU, et al.
Published: (2021)

Design of a low-power dual-rail asynchronous 8051 microcontroller
by: XUE CHAO
Published: (2011)

Design of asynchronous quasi-delay-insensitive library cells and circuits for asynchronous microprocessors
by: Chin, Qi Lin.
Published: (2009)

Ultra low power asynchronous-logic quasi-delay-insensitive circuit design
by: Ho, Weng Geng
Published: (2016)

A full-passband linear-phase band-pass filter equalized with negative group delay circuits
by: Shao, T., et al.
Published: (2021)

Estimator design for discrete-time switched neural networks with asynchronous switching and time-varying delay
by: Zhang, D., et al.
Published: (2014)

Design of ultra-low power asynchronous-logic quasi-delay-insensitive circuit templates
by: Chng, Clive Kuan Nee.
Published: (2011)

Design of a hybrid neural spike detection algorithm for implantable integrated brain circuits
by: Zeinolabedin, Seyed Mohammad Ali, et al.
Published: (2016)

An Improved H∞ filter design for systems with time-varying interval delay
by: He, Y., et al.
Published: (2014)

Adaptive explicit time delay, frequency estimations in communications systems
by: CHENG ZHENG
Published: (2010)

A low power low voltage biomedical signal acquisition chip
by: YONG CHEE HONG
Published: (2010)

The synthesis of low power baseband filters for CDMA systems
by: Lian, Y., et al.
Published: (2014)

A modified frequency-response masking structure for high-speed FPGA implementation of sharp FIR filters
by: Lian, Y.
Published: (2014)

Design of asynchronous dynamic pipelined floating point arithmetic circuits
by: Benjawan Trabenpreuk
Published: (2006)

Hybrid fast damping control strategy for doubly fed induction generators against power system inter-area oscillations
by: Xu, Yan, et al.
Published: (2018)

A comparative study on asynchronous Quasi-Delay-Insensitive templates
by: Chang, Kok-Leong, et al.
Published: (2013)

High Performance Low Overhead Template-based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits
by: Ho, Weng-Geng, et al.
Published: (2016)

Early output quasi-delay-insensitive array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2019)

Dual-band negative group delay microwave circuit with low signal attenuation and arbitrary frequency ratio
by: Meng, Y., et al.
Published: (2021)

Design methodologies for robust and low-overhead asynchronous quasi-delay-insensitive digital systems
by: Zhou, Rong
Published: (2015)

Device design and scalability of a double-gate tunneling field-effect transistor with silicon - germanium source
by: Toh, E.-H., et al.
Published: (2014)

A 20-80 MHz continuously tunable Gm-C low-pass filter for ultra-low power WBAN receiver front-end
by: Wang, Xiaoying, et al.
Published: (2022)

Quasi delay insensitive majority voters for triple modular redundancy applications
by: Balasubramanian, Padmanabhan, et al.
Published: (2020)

Weighted-least-squares design of variable fractional-delay FIR filters using coefficient symmetry
by: Deng, T.-B., et al.
Published: (2014)